Abstract: This study proposes the complementary metal-oxide-semiconductor (CMOS)-based current-mode high-order active low-pass (LP) and band-pass (BP) filters using biquad functions. The passive RLC Chebyshev ladder filters were used as the prototype, and the mesh-and nodal-analysis methods to derive the biquad functions. The CMOS-based transistor-level biquad circuits were subsequently realised from the biquad functions. The high-order active LP and BP ladder filters were then synthesised from an amalgamation of the biquad circuits. Simulations were carried out to verify the performance and functionality of the LP and BP ladder filters. The results revealed that the proposed ladder filters were operable in the highfrequency range and electronically tunable, given a low-voltage supply of 1 V for the entire circuit. The proposed filters could also achieve the LP frequency response of 300 kHz-30 MHz and BP centre frequency of 200 kHz−20 MHz by means of the bias current (I B ) manipulation from 1 to 100 µA. Moreover, the multi-tone simulations were undertaken to assess the filtering performance of the proposed filters and the results are agreeable with the design specifications.
Introduction
Continuous-time filters are an essential building block in analogue signal processing. Several types of continuous-time filters are utilised in the communications systems, especially in the modulators and demodulators. Typically, the performance of a filter is governed by order of the filter function. Traditionally, various types of filters were realised from passive RLC components such as the first-order filter which is the basic building block that could be synthesised from the passive elements, i.e. RC or RL. Nevertheless, the passive RLC filter has lost its prominence in the modern integrated circuit due to the former's complex design and large chip area requirement.
In [1, 2] , the first-order active filters were synthesised from the operational amplifiers (OAs) and operational transconductance amplifiers (OTAs). In addition, the second-order biquad filters were realised from diverse active building blocks (ABBs) including the current-controlled current conveyor (CCCII) [3] , differential voltage current conveyer (CC) [4] and differential difference CCTA [5] . The ABBs, however, suffer from the narrow bandwidth, rendering the low-order active filters unsuitable for use in high-performance applications, particularly in telecommunications. The second-order biquad filters also exhibit the unsatisfactory filtering performance.
Meanwhile, the high-order passive ladder filter could achieve better filtering performance with low sensitivity but suffer from the integration challenge without the electronic tunability feature. The group of previous works compared with the proposed filters is listed in Table 1 . To overcome, the ABB-based high-order filters using various methods were proposed including the signal-flowgraph (SFG), mesh-and nodal-analysis methods using MOCC [6] and OTA [7] ; moreover, operational amplifier with R-metal-oxidesemiconductor field-effect transistor [8] to implement the fourthorder Chebyshev low-pass (LP) filter. The ABB-based high-order filters could achieve the electronic tunability feature but suffer from the complex structure, large chip size and low operable frequency range.
Furthermore, the straightforward synthesis of simulating impedance based on CCII [9] , MCCCII [10] and current amplifier (CA) [11] was utilised to construct the high-order LP and bandpass (BP) filters from the RLC prototype. The low-complexity ABBs including the multiple-output OTA (MOOTA) [12] and Table 1 Comparison of the proposed high-order filter with previous works Active device Synth . method E-tunability Cut-off /centre frequency Technology Use of resistor Order type [6] five MOCC SFG no 1 MHz CMOS 1.2 µm yes fifth LP [8] four OA NA yes 420 kHz CMOS 0.35 µm yes fourth LP [9] eight CCII simulating LC no 3 MHz NA yes fourth BP [10] three MCCCII SFG yes 5 MHz CMOS 0.5 µm no third LP six MCCCII sixth BP [12] three MOOTA CMLT yes 100 kHz LM13600 no third LP [16] five CBTA SFG yes 1 MHz CMOS 0.35 µm no fifth LP [17] three CFOA element transformation no 1 MHz CMOS 0.18 µm yes third LP [19] 31 bulk-tuned OTA [13] were used to realise the high-order LP filters. A combination of feedbacks using MOOTA [14] was utilised to realise the high-order filter but the filter suffered from the excessive outputs of the core OTA. Moreover, the current differencing buffer amplifier [15] and the current buffering TA (CBTA) [16] with the leapfrog method; moreover, the current feedback OA (CFOA) [17] with the linear transformation method were utilised to realise the ABB-based high-order ladder filters. Nevertheless, these ABB-based high-order filters are afflicted with various drawbacks including the high-complexity structure, absence of tunability feature, low bandwidth and large chip area. In [18] , a complementary MOS (CMOS) transistor-level second-order filter operable in the high-frequency and low-voltage settings was proposed to overcome the aforementioned drawbacks; nonetheless, its utility is restricted to general applications. Meanwhile, the CMOS transistor-level high-order LP [19] and BP [20, 21] filters using the SFG realisation method were proposed with a number of interesting features including the high-frequency operational range, low-voltage requirement, wide-range tunability and low-complexity structure.
Specifically, this research proposes an alternate approach to achieve two simulating high-order LP and BP active filters by using CMOS-based three types of biquad functions. The passive RLC Chebyshev ladder LP and BP filters were used as the prototype, and the mesh-and nodal-analysis methods were used for deriving the biquad functions. Three types of biquad circuits were subsequently realised by the biquad functions by using lossy and lossless integrators based on the CMOS technology. The high-order LP ladder filter was then realised from the type-1 and type-2 biquad circuits, and the BP ladder filter from the type-3 biquad circuit. The proposed ladder LP filter requires 40 MOS transistors and 6 grounded capacitors while the ladder BP filter 39 MOS transistors and 6 grounded capacitors. In this paper, simulations were carried out on the lossy and lossless integrators, the biquad circuits and the proposed LP and BP ladder filters to examine the tunability feature by varying the bias current (I B ) between 1 and 100 µA. In addition, the multi-tone simulations were undertaken to assess the filtering performance of the LP and BP ladder filters. Interestingly, the proposed LP and BP ladder filters enjoy many advantages including relatively low numbers of active and passive components, low power consumption, low-voltage supply, relatively high operable frequency range and wide electronic tunability.
Ladder network analysis
There are many methods which can be used to analyse the RLC ladder circuit. Recently, the SFG method was used to realise the second-order filters and ladder filters [19] [20] [21] [22] [23] . As the generic second-order filters are governed by biquad functions. Interestingly, the other methods (mesh current and branch current) can be used to analyse the ladder filter and resulting in the efficiently biquad functions [7] . This method leads to achieve a simple realisation of high-order filters.
Mesh analysis
In this research, the ladder network was first analysed using mesh analysis. The mesh analysis is principally based on the flowing of mesh currents through a series of transfer functions which serve as the biquad functions. In Fig. 1a , the biquad transfer functions can be derived from a generic ladder network using the mesh-analysis theorem.
Specifically, Fig. 1 a illustrates the generic ladder network with n mesh currents, assuming that Z 2i−1 to Z 2n+1 (i =2, 3, …, n) is the branch impedances with a capacitor and an inductor in series, and the impedances Z 1 and Z 2n+1 are the source and load terminated resistors, respectively. The variables I m1 , I m2 , …, I mn are the mesh currents and can be written as
(1)
Fig. 1 Ladder networks (a) Generic network with n mesh currents, (b) Block diagram associated with the mesh current, (c) Generic network with n branch currents, (d) Block diagram associated with node analysis
where T ij is a current transfer function between the output (i) and input (j) ports. Given the generic ladder network (Fig. 1a) and three mesh currents (n = 3), the current transfer functions can be expressed as
where Z 1 = R 1 , Z 7 = R L and Z ii is the total impedance of the ith mesh. In (5)-(9), the transfer functions are biquadratic if each transfer function contains at least one inductor and one capacitor. On the other hand, they become either the summing or the gain functions if only the capacitors or inductors are present. Fig. 1b illustrates the block diagram using the mesh-analysis method, given three mesh currents (I m1 -I m3 ).
Nodal analysis
The ladder network was subsequently analysed using nodal analysis. The nodal analysis is summing branch currents flowing through a series of transfer functions which serve as the biquad functions. In Fig. 1c , the biquad transfer functions can be derived from a generic ladder network using the nodal-analysis theorem.
Owing to the requirement of current-mode transfer functions, all variables would be in current form. In Fig. 1c 
Equations (10)- (13) can be depicted by the block diagram in Fig. 1d .
3 Ladder-filter analysis
LP ladder filter
In this research, the proposed fifth-order Chebyshev active ladder LP filter was realised from the doubly terminated fifth-order Chebyshev RLC passive ladder LP filter prototype with three mesh currents, as shown in Fig. 2a . Referring to (5)- (9) and the block diagram (Fig. 1b) , the current transfer functions of the RLC network ( Fig. 2a) can, respectively, be expressed as
Specifically, (14) , (15) and (18) are, respectively, the general BP and LP biquad functions, and (16) and (17) are the high-Q, below-unity-gain (<1) LP biquad functions. These biquad functions are subsequently realised in Section 4.
BP ladder filter
The proposed sixth-order Chebyshev active ladder BP filter was realised from the T-type sixth-order Chebyshev RLC passive ladder (Fig. 1d) , the current transfer functions of the RLC network (Fig. 2b) can be expressed in current-gain and biquad functions as
Equations (19) and (23) are the current gains, and specifically (20)- (22) are the high-Q BP biquad functions. These current-gain and BP biquad functions are realised in the subsequent section.
CMOS-based biquad realisation

CMOS-based biquad function type-1
The biquad function type-1 (BQ 1 ) is a dual-input single-output biquad function which was realised using one lossy and one lossless integrators, as shown in Fig. 3a . Using the straightforward analysis, the output current can be written as
In Fig. 3a and (24), the output of the biquad function type-1 is the general positive biquad LP and BP filters. Specifically, the transistor-level type-1 biquad circuit could be realised with the CMOS-based lossy and lossless integrators [19] [20] [21] , as shown below Fig. 3a . The transistor-level structure offers the benefits of low voltage, wide-range electronic tunability, low component count and high-frequency operation. Using routine analysis and given that the transistors are matched (g m1 = g m2 = g m3 = g m4 = g m5 = g m6 = g m7 = g m8 = g m ), the output current can be expressed as
In (25), two types of standard biquad filters could be obtained under the following conditions: the LP response is realised given I 1 =0 and I 2 =I in ; moreover, the BP response given I 2 = 0 and I 1 =I in . Importantly, (25) agrees with the mesh analysis (14), (15) and (18).
CMOS-based biquad function type-2
The CMOS-based biquad function type-2 was realised using three lossless integrators. Specifically, the biquad function type-2 contains two high-Q LP biquad functions, whose block diagram consists of three lossless integrators (Fig. 3b) . Assuming that the transistors are matched (g m1 =g m2 = g m3 = g m ), the current output function can be expressed as
In (26), two high-Q, half-unity-gain LP biquad functions are achieved. In addition, the current-mode type-2 biquad circuit could be constructed using the current-mode CMOS-based lossless integrators [19] [20] [21] , as shown below Fig. 3b . Interestingly, (26) is agreeable with the mesh analysis (16) and (17).
CMOS-based biquad function type-3
The CMOS-based biquad function type-3 was realised using two lossless integrators. Specifically, the biquad function type-3 yields three outputs of high-Q BP function whose block diagram consists of two lossless integrators, as shown in Fig. 3c . Assuming that the transistors are matched (g m1 = g m2 = g m ), the current output function, using straightforward analysis, can be expressed as in the equation below:
In (27), the high-Q BP biquad function is achieved. Furthermore, the current-mode type-3 biquad circuit could be constructed by the CMOS-based lossless integrators [19] [20] [21] , as shown below Fig. 3c . Moreover, (27) corresponds to the nodal-analysis equations (20)- (22), whereas the functions in (19) and (23) could be achieved by 
where μ, C ox , W and L are the surface mobility, channel oxide capacitance, channel width and channel length of the MOS transistor. In (28), it is evident that the transconductance could be manipulated through bias current (I B ).
CMOS-based ladder filters using biquad circuits
In light of the ladder-filter mesh analysis (Section 3.1), the CMOS biquad circuits were realised corresponding to the biquad functions. Specifically, the fifth-order ladder LP filter could be constructed using the type-1 and type-2 biquad circuits, as shown in Fig. 4a . Given the ladder-filter nodal analysis (Section 3.2), the CMOS biquad circuits were realised corresponding to the biquad functions. Specifically, the sixth-order ladder BP filter could be constructed using only type-3 biquad circuits, as shown in Fig. 4b. 
Non-ideality analysis
This section describes the effects of the parasitic elements of the Nchannel MOS transistors on the proposed high-order active ladder LP and BP filters, particularly in the high-frequency operation. Specifically, the parasitic effects of the three-type biquad circuits were investigated using the MOS small-signal model [21] , consisting of the transconductance (g m ), parasitic drain-source conductance (g ds ), parasitic gate-source capacitance (C gs ) and parasitic gate-drain capacitance (C gd ). For ease of investigation, the transconductance (g m ) and the parasitic capacitances (C gs and C gd ) of all the transistors were assumed identical.
Parasitic capacitance (C gd and C gs )
(a) Biquad circuit type-1: Considering the parasitic gate-drain capacitance (C gd ), given the MOS small-signal model and that the transconductances (g m ) of the transistors and C 1 , C 2 are identical, the effects of C gd on the transfer functions of the biquad circuit type-1 can, respectively, be approximated by below equations:
Meanwhile, considering the parasitic gate-source capacitance (C gs ), assuming that the transconductances of the transistors (g m ) and C 1 , C 2 are identical, the effects of C gs on the transfer functions of the biquad circuit type-1 can, respectively, be approximated by below equations:
Equations (29)- (32) portray the effects of the parasitic capacitances (C gd and C gs ) on the lossy integrator performance. In the saturation region, the parasitic gate-drain capacitance (C gd ) and gate-source capacitance (C gs ) vary with the transistors' bias current. Assuming C gdi = C gd and C gsi = C gs where C gd = WL D C ox and
]C ox , the parasitic capacitances C gd and C gs contribute to a small deviation in the frequency response of the biquad circuit type-1. To mitigate the significant errors, the capacitances C 1 and C 2 , should be selected such that
(b) Biquad circuit type-2: The effects of the parasitic gate-drain and gate-source capacitances (C gd and C gs ) on the biquad circuit type-2 could be approximated in a similar fashion. Specifically, assuming that the transconductances (g m ) of the transistors are identical, the effects of C gd on the transfer function of the biquad circuit type-2 can be approximated by below equation:
Meanwhile, the effects of C gs on the transfer function of the biquad circuit type-2 can be approximated by below equation:
Equations (34) and (35) demonstrate the effects of the parasitic capacitances (C gd and C gs ) on the biquad circuit type-2 performances. In the saturation region, the parasitic gate-drain and gate-source capacitances (C gd and C gs ) vary with the transistors' bias current. To mitigate the significant errors, the capacitances C 1 , C 2 and C 3 should be selected such that
In (36), the errors could be minimised by adopting a relatively large C 1 , C 2 and C 3 .
(c) Biquad circuit type-3: The effects of the parasitic gate-drain and gate-source capacitances (C gd and C gs ) on the biquad circuit type-3 could be approximated in a similar approach. Specifically, assuming that the transconductances (g m ) of the transistors are identical, the effects of C gd on the transfer function of the biquad circuit type-3 can be approximated by below equation:
Similarly, the effects of C gs on the transfer function of the biquad circuit type-3 can be approximated by (38)
Equations (37) and (38) demonstrate the effects of the parasitic capacitances (C gd and C gs ) on the biquad circuit type-3 performances. In the saturation region, the parasitic gate-drain and gate-source capacitances (C gd and C gs ) vary with the transistors' bias current. To mitigate the significant errors, the capacitances C 1 and C 2 should be selected such that
In (39), the errors could be minimised by adopting a relatively large C 1 and C 2 .
Parasitic conductance (g ds )
From the small-signal model, the voltage-controlled current source (g m v gs ) is the most important component of the model, with the transistor current-voltage relationship given by
In (40), λ is the channel-length modulation effect[λ < 1 (V −1 )]. It produces the slope of the drain current as a function of the drain-tosource voltage (v DS ) [23] . The channel conductance will be dependent on channel length (L) through λ which is inversely proportional to L λ ∝ 1/L . The small-signal channel conductance (g ds ) can be written as
(a) Biquad circuit type-1: Given the small-signal model, that g dsi =g ds for all the transistors where g ds = g m and that the transconductances of the transistors are identical, the effects of the parasitic conductance (g ds ) on the transfer functions of the biquad circuit type-1 can be approximated by
Equations (42) and (43) indicate that the pole Q has significantly received the effects from g ds , to lessen the significant errors, the transconductance (g m ) must satisfy the condition that
Specifically, the significant errors could be minimised if the transistor width (W) is sufficiently large. (b) Biquad circuit type-2: Taking only the effect of the parasitic drain-source conductance (g ds ) into account and assuming that the transconductances of the transistors are identical, the biquad circuit type-2 transfer functions can be approximated as
In (45), both inputs (I 1 and I 2 ) of the biquad circuit type-2 appear to be that of a same slight deviation of pole frequency and pole Q were governed by g ds . In light of the high-frequency operational range of the biquad circuit type-2, the effect of g ds could be reduced by decreasing the channel-length modulation (λ) or by increasing the channel length (L) of MOS transistors.
(c) Biquad circuit type-3: Taking only the effect of the parasitic drain-source conductance (g ds ) into account and assuming that the transconductances of the transistors are identical, the biquad circuit type-3 transfer functions can be approximated as
In (46), the output of the biquad circuit type-3 appears to be that of slight deviation only pole Q was governed by g ds . In light of the high-frequency operational range of the biquad circuit type-3, the effect of g ds could be reduced by decreasing the channel-length modulation (λ) or by increasing the channel length (L) of MOS transistors.
Simulation results
In this research, the realisation of the current-mode high-order active LP and BP ladder filters comprising numerous integrators were undertaken using the CMOS Taiwan Semiconductor Manufacturing Company 0.25 µm technology [23] . The dimensions of all transistors (W/L) were equally 70 µm/1 µm, with a 1 V power supply to all sub-circuits. All bias currents (I B ) were replaced by the current mirrors. The simulations were carried out using the PSpice program. For the type-1, type-2 and type-3 biquad circuits, corresponding to Figs. 3a-c, were configured with C 1 =C 2 = 10 pF and the bias current varied between 1 and 100 µA. Specifically, the type-1 biquad circuit facilitates two biquad functions as the generic second-order positive LP and positive BP filters. Fig. 5a illustrates the simulated frequency responses of the type-1 biquad circuit in which the positive LP and BP characteristics were achieved at the output under either I 1 = I in or I 2 =I in , with the frequency response tunable between 400 kHz and 40 MHz, by varying the bias current between 1 and 100 µA. The type-2 biquad circuit accommodates two identical biquad functions as the positive dual-input, single-output high-Q LP filter. Fig. 5b illustrates the simulated frequency responses of the type-2 biquad circuit in which the positive high-Q LP could be achieved at the output under either I 1 =I in or I 2 =I in , with the frequency response tunable between 500 kHz and 50 MHz, by varying the bias current between 1 and 100 µA. Note that the half-unity-gain (−6 dB) along the pass band can be observed. Meanwhile, the type-3 biquad circuit accommodates a biquad function as the positive singleinput-multiple-output high-Q BP filter. Fig. 5c illustrates the simulated frequency responses of the type-3 biquad circuit in which the positive high-Q BP can be achieved at the output, with the frequency response tunable between 400 kHz and 40 MHz, given the variation in the bias current between 1 and 100 µA. Furthermore, the high-order active LP ladder filter (Fig. 4a) was constructed using the type-1 and type-2 biquad circuits. Given the RLC prototype's initial parameters of L 1 = L 2 = L 3 = 80 nH, C 1 = C 2 = 80 nF and R S = R L = 1 Ω; moreover, the BQ 1 and BQ 2 with bias current (I B ) of 10 µA and capacitors of 20 pF, the frequency responses associated with the proposed active LP ladder filter were compared against those of the passive RLC prototype. In Fig. 6a , the frequency responses of both filters are agreeable, with an only small overshoot at the cut-off frequency of the proposed LP ladder filter. In addition, the tunable feature of the active LP ladder-filter was investigated by varying the bias current between 1 and 100 µA, with the simulated frequency response tunable from 300 kHz to 30 MHz, as shown in Fig. 6b . Moreover, the filtering performance was verified by applying three different sinusoidalsignal frequencies (20, 80 and 160 MHz) to the input of the LP ladder filter. The results revealed that the 20 MHz frequency was the only allowed output (Fig. 6c) . The performance of the proposed LP filter was verified by testing the intermodulation distortion (IMD). The 2-tone stimulus signal inputs of 14 and 16 MHz with varying amplitudes (from 10 to 100 µA or −40 to −20 dBm) were applied to the input of the proposed LP filter based on 100 µA of bias current (cut-off = 20 MHz). Considering the third-order IMD (IM3) by using the magnitude spectrum of the frequency of 18 MHz, the third-order intercept point around −10 dBm (around 300 µA input) is exhibited in Fig. 6d . The best third-order IMD measure for LP filter was −40 dBm (10 µA input) when using 100 µA of bias current.
The active high-order BP ladder filter (Fig. 4b) could be constructed using three type-3 biquad circuits and simulated in a similar fashion to the ladder LP filter. Given the RLC prototype's proposed active BP ladder filter were compared against those of the passive RLC prototype. In Fig. 7a , the frequency responses of both filters are agreeable, with a small overshoot on the right-hand side of the passband frequency of the BP filter. In addition, its tunable feature was determined by varying the bias current between 1 and 100 µA, and the simulation results showed that the centre frequency of the BP filter was tunable between 300 kHz and 30 MHz, as shown in Fig. 7b .
Moreover, the filtering performance was further verified by deliberately inputting various sinusoidal-signal frequencies (1. 2  ,  2  .  5  ,  20  ,  80 and 160 MHz) to the BP filter. The results revealed that the 20 MHz frequency was the only allowed output, as shown in Fig. 7c . Furthermore, the multi-tone simulations were carried out independently with the high-order active ladder LP and BP filters with the bias current (I B ) of 100 µA to further verify the performance of the filters. The performance of the proposed BP filter was verified by testing the IMD. The 2-tone stimulus signal inputs of 14 and 16 MHz with varying amplitudes (from 10 to 100 µA or −40 to −20 dBm) were applied to the input of the proposed LP filter based on 100 µA of bias current (cut-off = 20 MHz). Considering the third-order IMD (IM3) by using the magnitude spectrum of the frequency of 18 MHz, the third-order intercept point around −10 dBm (around 300 µA input) is exhibited in Fig. 7d . The best third-order IMD measure for BP filter was −40 dBm (10 µA input) when using 100 µA of bias current.
Conclusions
This research has proposed the CMOS-based high-order active LP and BP filters using three types of biquad functions: types 1, 2 and 3. The mesh-and nodal-analysis methods were utilised to derive the biquad functions from the passive RLC Chebyshev prototype. The lossy and lossless integrators were subsequently realised from the biquad functions based on the transistor level in CMOS technology. The high-order LP ladder filter was then realised from the type-1 and type-2 biquad circuits while the BP ladder filter from the type-3 biquad circuits. The simulation results revealed that the proposed high-order active LP and BP ladder filters are operable in the high-frequency range of 300 kHz-30 MHz by manipulating the bias current (I B ) between 1 and 100 µA, given the 1 V power supply. Moreover, the unwanted frequencies could be efficiently removed by tuning the bias current.
